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ABSTRACT 
The  silicon  substrate  has  a  significant  effect  on  the  inductance  parameter  of  a  lossy  interconnect  line  on 
integrated  circuit.  It  is  essential  to  take  this  into  account  in  determining  the  transmission  line  electrical 
parameters. In this paper, a new quasi-TEM capacitance and inductance analysis of multiconductor multilayer 
interconnects is successfully demonstrated using finite element method (FEM). We specifically illustrate the 
electrostatic modeling of single and coupled interconnected lines on a silicon-silicon oxide substrate. Also, we 
determine the quasi-static spectral for the potential distribution of the silicon-integrated circuit. 
Keywords: Finite element method, capacitance, inductance, interconnect, silicon substrate. 
 
I.  Introduction 
Due  to  the  complexity  of  electromagnetic 
modeling, researchers and scientists always look for 
development of accurate and fast methods to extract 
the parameters of electronic interconnects and package 
structures.    In  recent  years,  we  have  observed  a 
magnificent  application  and  development  in  the 
complexity,  density,  and  speed  of  operations  of 
integrated circuits (ICs), multichip modules (MCMs), 
and  printed  circuit-boards  (PCBs).  For  examples, 
MCMs are extensively used to reduce interconnection 
delay  and  crosstalk  effects  in  complex  electronic 
systems. Multiconductor transmission lines embedded 
in  multilayered  dielectric  media  are  known  as  the 
basic  interconnection  units  in  ICs  and  MCMs,  and 
have  been  characterized  with  the  distributed  circuit 
parameters  such  as  capacitance  C  and  inductance  L 
matrices  under  quasi-TEM  conditions.  Also,  these 
distributed circuit parameters are very important factor 
in  the  electrical  behavior  and  performance  of  other 
microwave  integrated  circuits  (MIC)  and  very  large 
scale integration (VLSI) chips. Today, in the advances 
for fabrication of high speed integrated circuits, it is 
essential to examine the limitations due to the parasitic 
coupled  mechanisms  present  in  silicon-integrated 
circuit processes.  To optimize electrical properties of 
IC interconnects such as minimization of the length of 
the interconnection lines, an adequate attention must 
be  given  to  the  geometrical  size  of  their  transverse 
cross sections; the estimation of the transmission line 
parameters requires being accurate  for system design.   
Multiconductor  multilayered  structures  are 
essential for ICs, MCMs, and PCBs systems, due to 
the  important  effects  on  the  transmission 
characteristics  of  high-speed  signals.  Also,  the 
transmission  lines  effect  on  the  IC  interconnects 
become  extremely  important  for  the  transmission 
behavior of interconnect lines on silicon oxide-silicon 
semiconducting  substrate.  The  conducting  silicon 
substrate  causes  capacitive  and  inductive  coupling 
effects in the structure.  Therefore, in this work, we 
apply  the  FEM  for  parameter  extraction  for 
electrostatic  modeling  of  single  and  coupled 
interconnects lines on silicon-silicon oxide substrate. 
Many  researchers  have  presented  various 
kinds  of  methods  for  solving  the  problem.    These 
include  equivalent  source  and  measured  equation  of 
dielectric  Green’s  function  and  boundary  integral 
equation  approach  [1-4],  CAD  and  quasi-static 
spectral domain [5-8], complex image method [9-10], 
quasti-stationary  full-wave  analysis  and  Fourier 
integral transformation [11], and conformal mapping 
method  [12].    We  illustrate  that  our  method  using 
FEM  is  suitable  and  effective  as  other  methods  for 
modeling  of  inhomogeneous  quasi-static 
multiconductor  interconnects  in  multilayered 
dielectric media. 
In this work, we design of single and coupled 
interconnect  lines  on  silicon-silicon  oxide  substrate 
using  FEM.  We  focus  on  the  calculation  of  the 
capacitance  per  unit  length  and  inductance  per  unit 
length  matrices  of  the  single  and  coupled 
interconnects  lines  on  silicon-silicon  oxide  substrate 
and  we  determine  the  quasi-static  spectral  for  the 
potential distribution of the silicon-integrated circuit. 
 
II.  Results and Discussions 
The  models  are  designed  in  2D  using 
electrostatic  environment  in  order  to  compare  our 
results  with  some  other  available  methods.    In  the 
boundary  condition  of  the  model’s  design,  we  use 
ground boundary which is zero potential (  0 V  ) for 
the shield. We use port condition for the conductors to 
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force the potential or current to one or zero depending 
on the setting.  
We use FEM in our computations because it 
is  suitable  for  the  computation  of  electromagnetic 
fields  in  inhomogeneous  media  and  it  has  high 
computation accuracy and fast computation speed.   
In the following subsections, we demonstrate 
our  work  on  modeling  of  the  single  and  coupled 
interconnects lines on silicon-silicon dioxide (Si-SiO2) 
substrate and we determine the quasi-static spectral for 
the  potential  distribution  of  the  silicon-integrated 
circuit. 
Our  computation  is  focused  on  calculating 
calculation  of  the  capacitance  per  unit  length  and 
inductance per unit length matrices of the transmission 
line interconnects on Si-SiO2 substrate. 
 
2.1 Single Interconnect Line on Si-SiO2 Substrate 
In this section, we illustrate the modeling of 
single  interconnect  line  on  silicon-silicon  oxide 
substrate by  focusing only on the calculation of the 
capacitance  per  unit  length  and  inductance  per  unit 
length. Figure 1 shows the geometry of the model.  
 
Figure 1 Cross-section of single interconnects line 
on Si-SiO2 substrate. 
  
The single line capacitance (Cs) per unit 
length placed on a stacked layer of the oxide and bulk 
silicon is given [13]: 
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where 
14 3.9 8.855 10 ( / ) ox F cm 
    , w  = 
width of the single conductor, t = thickness of the 
single conductor, W = width of the silicon-silicon 
oxide substrate,  si t =thickness of  Si layer,  ox t = 
thickness of SiO2 layer . 
The value of the single line capacitance (Cs) 
shown  in  Fig.  1  using  eq.  1  is  5.33  x  10
-11F/m; 
furthermore, using our method the value of Cs is 4.43 
x 10
-11F/m.  
For lossless or low dielectric substrates, the 
single  line  inductance  per  unit  length  ( s L )  can  be 
directly and commonly computed from the equation 2 
[14]:   
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where  0  = permittivity of free space 
=
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F/m,   o   
permeability of free space or vacuum = 4   10
-7 = 
12.6 10
-7 H/m, s L = inductance of the single 
transmission line, 0 C = the capacitance of the single 
transmission line when all dielectric constants are set 
equal to 1. 
On the other hand, equation (2) is not accurate enough 
to be used for lossy lines, because the silicon substrate 
has high conductivity which results in the slow wave 
mode.  In  that  mode,  the  storage  of  electric  and 
magnetic energies  is  spatially separated.  As a result, 
the integrated circuit (IC) interconnect model without 
the  Si semiconducting effect cannot be accepted for 
today’s high-performance very large scale integration 
(VLSI) circuit designs any more [1].  
 
Therefore,  the  inductance  ( s L )  model  of  a 
single interconnect line on silicon substrate is given by 
[15]: 
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where   o   permeability of free space or vacuum = 
4   10
-7 = 12.6 10
-7 H/m,  si t = thickness of Si  
layer (substrate). Using equation (3) of the results for 
s L  = 1.488  H   
 
Table  1  shows   the  comparison  results  for  the 
inductance per unit length ( s L ) of the structure when 
the  single  interconnects  line  on  silicon -silicon  oxide 
substrate. 
 
TABLE 1 Values of inductance per unit length (in 
 H/m) for the single interconnects line on Si-SiO2 
substrate 
 
Furthermore, Figures 2 through 4 show the potential 
distribution  of  the  model  with  their  variations  in 
spectra peaks and full width half maximum (FWHM) 
from  (x,y)  =  (0,502 m  )    to  (x,y)  =  (20m  , 
502 m  ),  from  (x,y)  =  (0,500 m  )    to  (x,y)  = 
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(20 m  , 1500 m  ), and from (x,y) = (0,0)  to (x,y) = 
(20 m  , 1500 m  ), respectively.  
Figure 2 Potential distribution of single 
interconnect line on Si-SiO2 substrate from (x,y) = 
(0,502 m  )  to (x,y) = (20 m  , 502 m  ). 
 
 
Figure 3 Potential distribution of single 
interconnect  line on Si-SiO2 de substrate from 
(x,y) = (0,500 m  )  to (x,y) = (20 m  , 502 m  ). 
 
 
Figure 4 Potential distribution of single 
interconnect line on Si-SiO2 substrate from (x,y) = 
(0,0)  to (x,y) = (20 m  , 1500 m  ). 
 
Figure  5  shows  the  comparison  analysis  of 
potential distribution of the model  with and without 
dielectric substrate. It observed that the peak value of 
electric potential is increased as the dielectric is placed 
in the substrate.  
 
Figure 5 Comparison analysis of potential 
distribution of single interconnects line on Si-SiO2 
substrate from (x,y) = (0, 500 m  ) to (x,y) = 
(20 m  , 502 m  ). 
 
2.2  Coupled  Interconnect  Lines  on  Si-SiO2 
Substrate 
In  this  section,  we  demonstrate  the 
electrostatic modeling of coupled interconnect lines on 
silicon-silicon oxide substrate by focusing only on the 
calculation of the inductance per unit length matrix. 
Figure 6 shows the geometry of the model with the 
parameters values.  
 
Figure 6 Cross-section of coupled interconnect 
lines on Si-SiO2 substrate. 
 
We  use  the  results  of  our  computation  of 
capacitance to find inductance matrix. 
The inductance  matrix  L  and  capacitance  per  unit 
length  matrix    C of  multiconductor  transmission 
lines system are commonly related for lossless or low 
lossy lines as [14] 
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0  =  permittivity  of  free  space 
=
12 9 10 854 . 8 10
36
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 o   permeability of free space or vacuum = 4   
10
-7 = 12.6 10
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  L = inductance matrix. 
 
1
o C

= the inverse matrix of the capacitance of the 
multiconductor transmission line when all dielectric 
constants are set equal to 1. 
 
But, the silicon substrate lossy  effect must be taken 
into account to calculate    L by  using  the  effective 
dielectric constant  reff   in equation (4) [1]: 
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Table 2 shows the comparison results for the 
self and mutual inductances of the structure when the 
coupled  interconnect  lines  on  silicon -silicon  oxide 
substrate. 
 
TABLE 2 Values of inductance matrix (in   H/m) 
coefficients for the coupled interconnect lines on Si-
SiO2 substrate 
 
 
Base  on  the  table  2,  we  observe  that  FEM 
with COMSOL package is accurate and efficient for  
estimating the coupled transmission line parameters of 
interconnects.  The  results  are  compared  with  the 
previous work and found to be in good agreement. 
Additionally, Figures 7 through 9 show the potential 
distribution  of  the  model  with  their  variations  in 
spectra peaks and full width half maximum (FWHM), 
from  (x,y)  =  (0,502 m  )    to  (x,y)  =  (20m  , 
502 m  ),  from  (x,y)  =  (0,500 m  )    to  (x,y)  = 
(20 m  , 502 m  ), and from (x,y) = (0,0)  to (x,y) =  
(20 m  , 1500 m  ), respectively. 
 
Figure 7 Potential distribution of coupled 
interconnect lines on silicon-silicon oxide substrate 
from (x,y) = (0,502 m  )  to (x,y) = (20 m  , 
502 m  ). 
 
 
Figure 8 Potential distribution of coupled 
interconnects line on silicon-silicon oxide substrate 
from (x,y) = (0,500 m  )  to (x,y) = (20 m  , 
502 m  ). 
 
 
Figure 9 Potential distribution of coupled 
interconnect lines on silicon-silicon oxide substrate 
from (x,y) = (0,0)  to (x,y) = (20 m  , 1500 m  ). 
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III.  Conclusion 
In  this  article,  we  have  presented  the 
modeling of single and coupled interconnected lines 
on  a  silicon-silicon  oxide  substrate.  The  results 
obtained  using  FEM  for  the  capacitance  per  unit 
length, and inductance per unit length agrees well with 
those found in the literature. In addition, we obtained 
for the models the potential distribution. 
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